A pulse generator has been developed which has many potential applications. The pulse generator consists of a high-voltage modulator incorporating two stacked Field-Effect Transistor switches operating in a "push-pull" mode. A continuous 1 kV to 6 kV pulse train has been obtained with a prototype pulse generator over a frequency range from 1 Hz to 20 kHz. Pulse widths in the range from 250 ns to 1 s have been achieved with rise and fall times of 30 ns into a capacitive load of 26 pF. A 3 kHz, 5 kV version of this pulse generat,or has been installed and t,ested in the 300 keV injection line for t,he 500 MeV TRIUMF cyclotron. The circuit performance was evaluated with the aid of PSpice in t,he design stage and confirmed by measurement,s in the prototype. Results of measurements and simulations are presented.
Introduction
The Ion Source Injection System (ISIS) at TR.IUMF requires a variable duty factor beam chopper for tuning purposes [l] . Specifications for the ISIS beam chopper call for a 5 kV voltage pulse, a pulse duration continuously variable in the range from 333 ns to 1 ms, a repetition rate continuously variable between 1.0 kHz and 3.0 kHz, and rise and fall times (10 9% + 90 %) not to exceed 43.4 ns.
A prototype 1 MHz pulse generat.or was designed and built for the now defunct KAON Factory. Unipolar 7 kV pulses were generated and stored on a 50 R coaxial cable: the 1 MHz pulses were shaped using two 150 kW tetrodes [2] . However the rise arid fall times (-100 11s) were limited by the excessive stray capacit,ance associated wit,h the tetrodes. A single-tetrode bipolar 15 kV version [3] was tested, and rise and fall times of less than 40 ns were achieved. There is a potential application at TRIUMF for a 15 kV unipolar pulse generator, operating at, approximately 1 MHz (continuous), to change the pulse structure of the 500 MeV proton beam [4] . A FET based pulse generator, which would have a much reduced stray capacitance compared with tetrodes, would permit the storage of unipolar pulses on a coaxial cable without excessive power drain, while maintaining good rise times.
Design
A solid state switch consisting of two stacks of high volt,age
FETs, operating in "push-pull" mode, has been designed, built and successfully tested. The design of these swit,ches is based on a stacked FET switch developed at Saskatchewan Accelerator Laboratory (SAL) [5] . However the design has been modified considerably [l] . The beam chopper consists of three stages to convert a TTL timing signal to a 6 kV pulse. The first stage converts the TTL signal to 60 V; the second stage converts the 60 V signal to f 2 5 0 V; and the final stage generat,es a +6 kV pulse. The second and final stages are edge triggered. The three stages of the pulse generator can act to sharpen the edges from the previous stage, so that the final stage turns on and off cleanly.
The t.wo stacks of the final stage of the prototype pulse generator each consist of 7 modules (Fig. 1) . The 7 modules of the pull-up stack are labelled UP1 through to UP7 in Fig. 1 , corresponding to the +6 kV DC end of the stack, and the output end, respectively. The modular design is convenient from a maintenance viewpoint, and can be expanded for higher voltage applications.
The 7 niodules of the pull-down stac.k are labelled DN1 through to DN7 (Fig. l) , corresponding to the ground end of the stack, and the output end, respectively. Fig. 1 sholws 14 resistors whose value is 29 61: these resistors interconnect t,he source (OUT-) of one stage with the drain (OUT+) of the adjacent stage. The purpose of these resistors is to limit the peak drain current through the power FET's to within rated value, for example in the event of a fault condition in which the pull-u:p and pull-down stack are momentarily turned on together.
The det,ails of switch modules UP1 through to UP7 and DN1 through to DN7 are shown in Fig. 2 . The gate drive circuit (Fig. 2 ) is based on a standard high noise immunity HEXFET driver circuit [6] . Howewr this circuit [6] does not work reliably with sub micro-second pulses, due to the long recovery time (-100 ns datasheet value) of the intrinsic reverse IP-N junction diode of the IRFDllO FET (anode of the intrinsic diode is the source, and cathode is the drain). A diode (1N4148), which has a short, recovery time (-4 ns data-sheet value), is connected in series with the drain of each of the IRFDllO FETs: this diode is connected in the opposite polarity to t,he int,rinsic body diode, hence preventing the body diode from conducting when the IRFDllO is reverse biased (Fig. 2) . Another 1N4148 is connect,ed in parallel with the IR.FDllO/lN4148 series arrangement (Fig. 2) . The combination of the two diodes essentially bypasses t,he intrinsic diode of the IR.FD110, and replaces it with more ideal components.
The high-power FET utilized in each module of the power modulator is the APT1004RBN [7] . At 25°C the APT1004 FET is rated at 1 kV, a pulsed drain current of 17.6 A (at a 10 % duty factor), and a power dissipation of 150 W. The APT1004 FETs procured are all froni one "lot": this ensures that t.he APT1004 FET's in the stacks, together with the spare APT1004'3, have similar characteristics (e.g. similar turn on/off delays [5] ).
The APT1004 FET has an appreciable (27 nC maximum datasheet value) 'Miller' (gate-drain) charge [7] . In order to achieve the specified rise and fall times it is necessary to charge and discharge, respectively, the reverse transfer capacitance rapidly. In order to achieve rise and fall times of 30 ns, a significant gate current (-2 A peak) is required: however the resulting gate-source voltage rating of the APT1004 ( f 3 0 V) and the IRFDllO FETs ( f 2 0 V) could be exceeded.
Back-to-back zener diodes are connected in parallel with the secondary winding of the pulse-transformer ( The parasitic capacitance to ground from each module significantly affects the transient voltage distribution in the high-voltage stacks. The transient voltage across module number 'n' (Vm(n)) can be calculated from the following analytical equations:
where: 'k' is the ratio of parasitic capacitance to ground t o the (linearized) drain-source capacitance of the APT1004. For k 5 0.057 Eqs. 1 through 6 can be simplified with less than 10 % error:
The size and geometry of the metal cabinet which houses the FET stacks is chosen such that the parasitic capacitance from each module to ground is a small fraction of the drain-source capacitance. For example the 'high-voltage' drain-source capacitance of each of the seven APT1004 FETs in a stack is approximately 90 pF and the parasitic capacitance from drain t o ground is approximately 4 pF per module (k=0.044). The resultant drainsource voltage at the 'pulsed' end of the FET stack could be more than 2 times larger in magnitude than that of the 'DC' end of the stack, during a transient, if corrective measures are not taken [9] . The severity of the voltage transients in the stack are reduced by connecting a fast-grading capacitor (Cfg) between the drain and source of the APT1004 FET at several modules of each stack. Analytical equations have been derived to calculate the values of fast-grading capacitors which would give ideal voltage distribution in the stacks [9] :
where: Cfs(n) is the value of the fast-grading capacitor required to be connected between the drain and source of the APT1004 of module '11'; and C, ( 1) is the [linearized] drain-source capacitance of the APT1004. No fast-grading capacitor would be connected across module 1. In order to avoid excessive drain current in the APT1004 FET during turn-on it is necessary to connect a fast-grading resistor (Rfg) in series with each fast-grading capacitor. The value of this resistor (330 R) is a compromise between a 'small' value so as not t o unduly 'undo' the beneficial effect of the fast-grading capacitors, and a 'large' value to limit inrush current into the APT1004 FETs during turn-on.
The fast-grading capacitor and resistor are connected on the back-plane, and not on the PCB cards. This ensures that, although the value of the fast-grading capacitor varies down t,he stack, the PCB cards in the two stacks are all identical. The nominal value of the fast-grading components utilized are shown on Fig. 1 . Modules UP1, UP2, DN1, and DN2 do not require fast-grading components. The nominal values of the fast grading capacitors used varies from 68 pF at the deflector plate end of the stack t o 10 pF across modules UP3 arid DN3 (see Fig. 1 
).
A resistor connected bet,ween the drain and source of the APT1004 FET (Fig 2) ensures that the DC voltage grading down the stack of FETs is adequate. A grading resistor of value 340 kR (two parallel 680 kR resistors, each of 2 W) provides adequate current (-2mA) for LEDs, which are connected in series with the DC grading resistors for diagnostic purposes (Fig. 2) . If an APT1004 FET fails to a short circuit (the usual mode of failure) there is negligible voltage across the associated DC grading resistor, and hence the LED does not light. Provision has also been made on the PCB cards for high-speed fibre optic transmitters which can be used for diagnostic purposes. If these high-speed transmitters are used it will be necessary to increase the LED current to 3 mA. Hence provision has been made for a third, parallel, 680 ka resistor to be mounted on the PCB card. [9] . Similarly the rise and fall time is virtually independent of the DC high voltage in the range 1 kV to 6 kV [9] . The current in each FET stack was determined, while operating at 5 kV with 400 ns wide pulses, by measuring the voltage drop across the 29 62 resistors (Fig 1) . A current waveform for the pulldown stack is shown in Fig. 5 : the peak current of 9.5 A is well within the rating of the APT1004 [7] . Integrating the measured current through the source of module DN1, with respect to time, gives a charge of 277 nC and 65 nC associated with the first and second pulses of current (Fig. 5) , respectively. Similarly the charge associated with the corresponding current pulses through module UP7 is 148 nC and 269 nC. In both cases the first pulse of current is associated with the turn-off of the pull-up stack and the turn-on of the pull-down stack. Similarly the second current pulse is associated with the turn-off of the pull-down stack and the turn-on of the pull-up stack.
As expected the 269 nC associated with module DN1, when the pull-down stack turns-on, is very similar to the 277 nC associated with module UP7, when the puI1-up stack turns-on. A charge of 129 nC (277 nC -148 nC) is associated with charging the deflector plate assembly and connections to 5 kV. This implies a load capacitance of approximately 26 pF. This capacitance value agrees well with a measured value of 25.5 pF obtained using a vector impedance meter at 1 MHz [9] .
The effective parasitic capacitance to ground can be estimated as follows: first assume that a charge of 83 nC (148 nC -65 nC) is required to charge the parasitic capacitance to ground of each module (Cm). Also assume each module has the same value for C , , and neglect the voltage mal-distribution down the stack.
Hence the calculated value for C,,, is 4.1 pF. In turn the linearized drain-source capacitance of each APT1004, during pulsing, is 91 pF.
The pulse generator has been tested at up to 20 kHz with pulsed voltages up t o 6 kV. The FET stacks are capable of being operated at frequencies considerably higher than 20 kHz. However the rms current through the fast grading components and the 29 0 current limiting resistors is proportional to frequency. At 5.5 kV and 20 kHz the 2 W fast-grading resistors associated with modules DN7 and UP7 dissipate approximately 1 W, and each of the 29 R current limiting resistors dissipatcb approximately 1.5 W. For operation at higher repetition rates more substantial grading and limiting components will be required. The PSpice predictions confirmed that fast-grading capacitor values based on Eqn. 8, which linearizes the drain-source capacitance, result in greatly improved voltage grading in the stack.
Future Development
Future development of the design of the FET pulse generator requires a pulsed beam from the cyclotron with a period of 1 ps or more. This could be accomplished with one set of 1 m long deflector plates mounted in the cyclotron at the extraction radius and pulsed at a continuous repetition rate of 1 MHz with 30 kV pulses. Alternately one could envision two sets of 1 m long deflector plates energized with 15 kV pulses. The 15 kV stacked FET option seems to be a realistic goal. This mainly involves increasing the rating of resistors and capacitors and using lower loss ferrites for the pulse transformers. However plans call for further reducing the parasitic capacitance from each module to ground, which in turn will allow the values of the fast-grading capacitors to be reduced. This will reduce the stresses on the fast-grading circuits.
is being considered as part of an accelerator upgrade [4] 
